A dual spin valve is built with exchange bias on the top and bottom pinned layers and a central free layer. By suitable choice of the antiferromagnetic and ferromagnetic layer thicknesses, it is possible to separate the three magnetization switching fields and produce a staircase magnetoresistive curve. The maximum magnetoresistance ratio is 7.6% for currentperpendicular-to-plane and 6.3% for current-in-plane geometries with intermediate magnetoresistances of 3.9% and 3.0% respectively. The use of exchange bias in a multistate memory device is discussed.
Introduction
Spin valve structures have found applications in high density read heads, programmable logic devices, and nonvolatile magnetic random access memory (MRAM) applications. [1] [2] [3] [4] The basic spin valve (SV) element consists of two ferromagnetic layers separated by a non magnetic spacer layer 5 . There are two limiting magnetic configurations in such a device, where the ferromagnetic layers are aligned parallel or antiparallel, which corresponds to a low and high resistance state respectively. One of the ferromagnetic layers is often coupled to an adjacent antiferromagnetic layer which provides exchange bias so that its hysteresis loop is not centered at zero field but is offset by a field of 10 -100 mT. This is the 'pinned' layer, whereas the other ferromagnetic layer is 'free', as its magnetization will switch around zero field. The spin-polarized current through the conducting spacer layer depends on the relative orientation of the magnetic moments of the electrodes. The giant magnetoresistance (GMR) ratio in a spin valve with a conducting spacer layer is defined as (R AP -R P )/R P , where R P and R AP are the resistances when the magnetizations of the two ferromagnetic layers are aligned parallel and antiparallel, respectively.
Accordingly, one bit of binary information can be stored in a SV cell which switches between these two states.
The principal advantage of magnetic random access memory over conventional semiconductor random access memory is nonvolatility. The growing interest of magnetic random access memory has arisen from the large magnetoresistive signals that were predicted 6,7 and later observed [8] [9] [10] in magnetic tunnel junctions with crystalline MgO barrier layers. The possibility of spin-torque-transfer (STT) magnetization switching 11 in these structures 12 where data is written by passing a spin-polarized current through a thin magnetic layer, which is the free layer in a spin valve structure, has also generated interest in these devices. Unlike half-select MRAM, 13 where the spin valve structure is sandwiched between current carrying bit and word lines which create an Oersted field to switch the free layer element between parallel and antiparallel states, STT switching remains effective as the device dimensions are scaled down. In the Oersted field switching scheme, a larger current density in the bit and word lines is needed to write a bit as the device dimensions are reduced. The amount of information that can be stored in a cell can also be increased, making use of the third spatial dimension. This may be done in a vertical shift register, the magnetic 'racetrack' memory.
14 Another approach is to increase the number of discrete memory states that can be stored in resistance states of the cell. Binary memory states currently dominate but multistate memory has been receiving much attention, because it offers excellent storage density. [15] [16] [17] Although the possibility of fabricating a multistate magnetic device has been demonstrated, these devices, are however, hard to adapt for practical use because of the inability to selectively switch single elements in a multi-level stack. In a half-select MRAM switching scheme, the field from bit and word lines disturbs more than one element in the stack. Multilevel switching by STT has been demonstrated in an MTJ with a two domain free layer. 18 Microwave assisted switching has been proposed and allows for selective switching of embedded elements 19 , but it is reliant on the spintorque-oscillator 20 which is not yet a fully practical proposition.
Here, we take a different approach by using a dual spin valve (DSV) structure with current-inplane (CIP) or current-perpendicular-to-plane (CPP) geometry to create a multistate memory cell.
The main point of the DSV structure is that the free layer shows completely independently magnetization switching, and the two pinned layers switch at different applied magnetic fields resulting in three resistance states. 21, 22 The multiple states are achieved by controlling the exchange coupling between both ferromagnetic pinned layers and the adjacent antiferromagnetic pinning layers.
Experimental Methods
The dual spin valve was of the form; Si/SiO 2 /Buffer/IrMn 6/CoFe 3. The exchange bias appears at an antiferromagnetic layer thickness of 4 nm and it continues to increase up to a maximum at a layer thickness of 6 nm or 10 nm, where it reaches a value of 46 mT and 31 mT for bottom or top pinning, respectively. Beyond the maxima, the exchange bias decreases with antiferromagnetic layer thickness. The dependence of exchange bias on the antiferromagnetic layer thickness is similar to work previously reported. 23 Exchange bias results from an interfacial interaction between the ferromagnetic and the antiferromagnetic layer. This may be influenced by crystal structure, 25 magnetic domains, 26 antiferromagnetic grain size 23 , and interface roughness. 24 The The main reason for larger exchange bias in bottom pinned structures than top pinned structures, is the enhancement of the texture, grain size and morphology of the subsequent layers associated with using the CoFe and Cu buffer layer. 26 The exchange bias field is inversely proportional to the ferromagnetic layer thickness in both cases, as shown in Fig. 2 (b) .
Examples of the magnetoresistance curves for top pinned and bottom pinned structures are shown in Figure 3 , all measurements are made in the CIP geometry. Fig. 3 Results on the dual spin valve structure are shown in Fig. 4 , the thickness of the two ferromagnetic CoFe pinned layers and the antiferromagnetic IrMn pinning layers are chosen to
give distinctly different exchange bias fields. The dual spin valve structure clearly exhibits three states with different resistance values. Fig. 4 (a) shows the MR curve measured in the CIP geometry, and the magnetization switching of each layer can be clearly distinguished. This is because the free layer switching near zero field to provide a high resistance state, and the two pinned layers switching at different applied reverse fields. In order to give a clear picture of the magnetic moment configurations, the magnetization direction of each magnetic layer is represented by coloured arrows in the figure. The red, black, and blue arrows indicate the magnetization direction of the top pinned, free and bottom pinned CoFe layers, respectively.
Starting from the positive saturation field, the magnetization directions of all layers are parallel to the applied field, which results in minimum resistance. As the negative field is increased to near 3 mT, the resistance dramatically increases, because the magnetization direction of the central free layer reverses to an antiparallel orientation with respect to that of both pinned layers, resulting in the maximum resistance. As the negative field is increased to near 20 mT, the magnetization direction of the top pinned CoFe layer starts to reverse and is aligned parallel with free layer but antiparallel to the bottom pinned CoFe layer, resulting in an intermediate resistance.
Since the bottom pinned CoFe layer has higher exchange bias than that of the top pinned CoFe layer, which was characterized in Fig. 2 , tuning of the exchange coupling strength to give well separated switching fields for both pinned layers is possible. This allows the intermediate resistance state to be stable in field regardless of whether the sweep is started from positive or negative saturation field. By further increasing applied magnetic field beyond 60 mT, the magnetization direction of the bottom pinned CoFe layer rotates towards parallel orientation with respect to that of the free and top pinned CoFe layer and resulting again in the low resistance state.
For clarity the three magnetoresistance states which could potentially give three states at zero field are labeled A, B and C in Fig. 4 (a) . A, B, and C can be thought of as corresponding to "0", "1" and "2" in terms of memory storage. Since the intermediate state at point C is only stable in an applied field this device cannot function as a three state memory. In order to function as a memory device all three states ("0", "1", and "2") must normally be stable in zero field. Results obtained for the dual spin valve in the CPP geometry in a 250 nm x 400 nm nanopillar are shown in Fig. 5 . As can be seen from the figure, in the CPP configuration the CPP-GMR ratio increased from 6.3% to 7.6% and the resistance value decreased from 2.7 ohm to 0.93  compared to the CIP configuration. The higher GMR ratio in CPP configuration is related to the fact that the spin diffusion length is the important parameter in this geometry, and the electrons are forced to cross all interfaces during transport through the device. In case of CIP case, the important parameter is the mean free path of conduction electrons since current is shunted by the normal metal layer, which cannot contribute to GMR. The thicker the nonmagnetic spacer, the lower the GMR. The small resistance value results from the much smaller active volume that is probed using the CPP geometry. Switching by spin-torque-transfer should also be possible in the CPP geometry but our pillar was too large to observe it. The main advantage of the CPP geometry is that the GMR ratio increases with decreasing cell size.
Although multiple resistance states are achieved in our device by optimizing the exchange coupling between the two ferromagnetic pinned layers and the two antiferromagnetic pinning layers, the structure in its present form cannot operate as a multibit memory, because only two of the three states are stable in zero magnetic field. The intermediate resistance state is only accessible in an applied field. Even if the two pinned layers were pinned in opposite directions, there would only be two storage states, corresponding to the two orientations of the free layer. In order to achieve multilevel storage in this type of structure, at least one of the antiferromagnetic pinning layers has to be removed. It has previously been demonstrated, using three free layers with differing coercivities, that a multilevel memory can be constructed without exchange pinning. 12 If just one of the pinning layers is removed, we have a dual spin valve with two free layers, one half of the device making an exchange biased spin valve, and the other half making a pseudo spin valve with two switchable layers with different coercivity. Provided the magnetoresistance is different for the two halves, the device has four different resistance states in zero field. For example, supposing for the sake of argument that the MR of the exchange biased spin valve is 3% and that the pseudo spin valve is 6%, the device exhibits a staircase of four resistance states according to the previous magnetic field history of the structure. The value of the resistance states being determined by parallel and series resistance laws for CIP and CPP geometries, respectively.
Conclusions
We have built a dual spin valve structure with distinct switching fields for the two pinned layers, which is a device with a staircase of three distinct magnetoresistive states. The multiple resistance states are achieved by controlling the exchange coupling between both two ferromagnetic pinned layers and adjacent antiferromagnetic pinning layers. As it stands, the structure no application as a multibit since the intermediate resistance state is only available in an applied field. However, if either of the top or bottom pinned layer is unpinned, it would switch about zero with the free layer, and a four-state dual spin valve structure can be achieved. sample was patterned to a 250 nm x 400 nm nanopillar as described in the text.
